ABSTRACT Modular solid-state transformers (SSTs) are suitable for various voltage-and power-level applications. State-of-the-art modular-SST topologies contain a considerable quantity of high-frequency transformers (HFTs) and power switches, thereby increasing the costs, difficulty, and workloads of engineering. To overcome this challenge, a new SST topology family, namely, hybrid-frequency cascaded full-bridge SST (HCFB-SST), is established on the basis of the concept of hybrid-frequency modulation. In comparison with modular-multilevel converter SST (M 2 LC-SST) or CFB-SST, the HCFB-SST uses only 50%-66.7% and 1.11%-10% the device count of power switches and HFTs, respectively, in typical applications, thereby obtaining considerable cost savings. It also achieves a cost reduction of sub-module redundancy. In addition, HCFB-SSTs have simple engineering and compact structures. A hybrid-frequency modulation method is proposed for a low well-balanced average switching frequency and a high equivalent switching frequency without monitoring the bridge-arm current. Analysis and comparison of the semiconductor loss with existing topologies are presented. The simulation studies are conducted to validate the effective function of HCFB-SST and the proposed modulation method.
I. INTRODUCTION
A solid-state transformer (SST) (also called power electronic transformer, electronic power transformer, or smart transformer) is a promising power electronic device with voltage transformation, electrical isolation, and power factor correction capabilities. SST can be used for locomotive traction, smart grid, and energy internet [1] - [6] .
Modular structures are widely adopted for medium-voltage (MV) SSTs [7] - [10] to achieve high-voltage and highpower capacities. This structure is easy to apply in manufacture and engineering. Numerous types of modular SSTs have been developed. A modular-multilevel-converter based SST (MMC-SST) is presented by [7] . At least four ports (MVAC, MVDC, LVDC, and LVAC) can be provided. As the MMC-SST has an MVDC port, it is suitable for applications with a centralized photovoltaic or centralized wind power access to the grid. Another MMC-SST is presented in [8] , which is more modularized whereas increases the device count of power switches and high-frequency (compared with the line frequency) transformers (HFTs). For MVAC,
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to LVDC and LVAC applications, the modular-multilevelconverter based SST proposed by [9] is named M 2 LC-SST, which achieves high-frequency isolation with only one HFT so that does not have parameter difference problems of the HF link. A cascaded full-bridge (or H-bridge) based SST (CFB-SST) proposed by [10] is used in MVAC, to LVDC and LVAC applications. CFB-SST obtains a higher efficiency due to the soft switching capability of HF link power switches and lower power switch current than M 2 LC-SST. CFB-SST reduces the device count of power switches and HFTs compared with M 2 LC-SST. However, the device count of HFTs of CFB-SST is still much higher than that of M 2 LC-SST.
Cost and reliability are two of the main issues that inhibit SST entry in the market [1] . The reliability of SST can be enhanced by using a modular structure with sub-module (SM) redundancy. The cost of SST is closely affected by the device count of power switches, HFTs, and their power capacities. However, the aforementioned topologies are expensive because they have a large device count of either power switches or HFTs. Reduction of the device count of power switches and HFTs has several advantages besides cost savings: Fewer power switches consequently reduces the optical fibres and control logics, which simplifies the secondary system and mechanical structure, besides, it also helps with the reduction of converter volume, because one housing of power switches may available for different rated current. A low device count AC/DC converter is presented in [11] which uses HF block-wave modulation with LF-varied phase shifting to achieve single-stage conversion. The powercapacity requirement of HFT is increased in this topology since its HFT current contains rich harmonics, which results in higher costs for MV applications, wherein HFTs are expensive. Fewer HFTs consequently reduces the overall volume since the isolation interval weights more in the volume of HFTs than the line-frequency one [12] . Using a centralized HFT can reduce the device count of HFTs thereby reducing the isolation spaces and materials. It also helps eliminate the parameter-difference problem of the distributed HFT. Another benefit of the centralized HFT is the cost reduction (an analysis is presented in section III, B). Compared with the centralized HFT, the distributed HFT is wildly used in stateof-the-art SST topologies. It reduces the power capacity, voltage stress, and volume of each HFT. Therefore, distributed HFT is easier for manufacture than a centralized one. Using a set of HFTs rather than one can increase the robustness of SST. Moreover, a distributed HFT can achieve lower no/lowpower-state loss. So, from the comparison above, the centralized HFT is preferable in aspects of cost saving, volume reduction, and control simplification. At present, there are some challenges of the design and manufacture of high power-capacity HFTs, but it is promising that these difficulties can be overcame with the development of HFTs.
In this study, a new SST topology family is presented for single-or multi-phase MVAC, to LVDC and LVAC applications to reduce the device count of power switches and HFTs, thereby reducing costs while obtaining benefits, such as simple engineering and compact structures. However, the efficiency of the proposed topology is relatively lower than that of CFB-SST. Given that efficiency is a main factor that should be considered for SST, the proposed topology is especially suitable for applications where a power transformer's initial costs are higher than its life cycle costs of power loss, that is, applications where the life cycle utilization rate of a power transformer is relatively low (e.g., lower than 32.3% in Foshan, China, and lower than 30.91% in Shantou, China [13] ). Furthermore, the life of power electronic devices is 10 years whereas that of an LF power transformer is 30 years [14] . Thus, the initial price accounts for a large proportion in SST than that in an LF transformer. The proposed topology is also suitable for applications wherein the weight and volume of the SST are the most important factors, e.g., in traction applications.
The proposed topology is based on the concept of hybridfrequency modulation, in which the modulation wave has at least two different frequency components. Hybrid-frequency modulation is widely used in power electronic devices such as modular matrix converter (M3C) [15] for generating different-frequency inputs and outputs, active power filter (APF) [16] for achieving various frequency harmonic compensations, and MMC [17] for obtaining DC, linefrequency and double line-frequency AC in bridge arms. Since the proposed topology is based on a cascaded fullbridge, it is named hybrid-frequency CFB SST (HCFB-SST).
The remainder of this paper is organized as follows. Section 2 presents the concept and circuits of HCFB-SST. Section 3 describes the feature comparisons and feature highlights. Section 4 establishes a switching-frequency-reduced hybrid-frequency modulation method and a SM capacitor voltage-balancing strategy. Section 5 carries out a semiconductor power loss analysis. Section 6 discusses the simulation studies. Section 7 summaries this paper.
II. CONCEPT AND CIRCUITS OF HCFB-SST
In this section, the concept of hybrid-frequency modulation is introduced, the circuit configuration of HCFB-SST is presented, and the feature comparisons of HCFB-SST with two different modular SSTs are conducted, followed by the feature highlights of HCFB-SST.
A. CONCEPT OF PROPOSED TOPOLOGY
As shown in Fig. 1 , the converter outputs two differentfrequency voltages. The HF voltage can be a sine (Fig. 1a) or block (Fig. 1b) wave. The LF voltage is often a line-frequency sine wave. Low-path filter (LPF) and band-path filter (BPF) are used to divide the different frequency currents into different paths. Loads are fed by different-frequency powers from corresponding LF path or HF path (HF link). The converter can separately handle different-frequency powers because they have no coupling with each other for orthogonality. Previous work [18] makes significant contributions and shows the low device count of single-stage-isolated DC/AC converter based on the similar concepts as shown in Fig. 1 . This converter aims at solar photovoltaic and fuel-cell applications. For MV applications, modular structure is applied therefore makes differences in topologies and controls. Furthermore, the HFT RMS current of the DC/AC converter in [18] is 365% of that of a two-stage DAB-based DC/AC converter [18] thereby greatly increases costs, since in MV applications, the costs of HFT is a large part of SST's overall costs. Thus, a cost-saving, simple-engineering, and compactstructure SST topology and control based on the concepts in Fig. 1 are presented in the followings.
B. CIRCUITS OF PROPOSED TOPOLOGY
The proposed topology is based on the principle of hybridfrequency modulation. Fig. 2a shows a simple single-phase Two basic circuits are used for three-phase applications, as shown in Fig. 3 . The three single-phase bridge arms in Fig. 2a are star-connected, as shown in Fig. 3 . In Fig. 3a , three separated HF paths in the primary side are used in the type 1 circuit. The DC ports of the three secondary-side FBSMs are parallel connected to provide a LVDC bus. The DC/AC in the LVDC bus, not shown in Fig. 3a , converts LVDC to LVAC. In Fig. 3b , three star-connected phase resonant inductors L ri (i = a, b, c) and capacitors C ri are used in the type 2 circuit. C ri prevents the line-frequency current from injecting into the HF path and L ri limits the HF circling current. L ri and C ri provide a common point and from which, a neutral-line HF path is established through neutral resonant capacitor C rn , inductor L rn , and an HFT T rn to transport the power. Only one HFT and secondary-side FBSM are used in the type 2 circuit. No line-frequency current injects into the HFT under balance loads in the type 2 circuit whereas no HF cycling current exists in the type 1 circuit. The circling paths in the type 2 circuit provide the possibility of handling the three-phase unbalance and low line frequency by injecting HF cycling currents to balance the capacitor voltages of three-phase SMs as well as reduce the capacitor voltage ripples.
The extension topology of three-phase HCFB-SST is shown in Fig. 4 . Cells in Fig. 4 come from the circuit in the dashed-line box in Fig. 3a and Fig. 3b . The cell type can be different, e.g., adopting type 1 cell in block 1 and type 2 cell in block 2, where the main duty of block 1 is power transporting while that's of block 2 is to deal with the threephase unbalance. Same as the single-phase extension circuit in Fig. 2b , the three-phase extension circuit can eliminate the voltage stress and high dv/dt on the grid line caused by the HF voltage outputs.
The circuit configurations for other multi-phase applications are essentially extensions of the three-phase circuits and will not be discussed in this study.
On the basis of analysis above, the HCFB-SST copes with various voltage-level, power-level, line-frequency, and number of phase applications by adopting different circuits.
III. FEATURE COMPARISONS AND HIGHLIGHTS
In this section, feature comparisons between HCFB-SST, M 2 LC-SST, and CFB-SST are conducted and followed by the feature highlights of HCFB-SST. The following analysis is based on the HF block voltage as shown in Fig. 1b . 
A. FEATURE COMPARISONS
The HCFB-SST, M 2 LC-SST and CFB-SST for single-phase and three-phase applications are compared in aspects of the device count of HFTs and power switches, and the current of power switches, but not including the secondary-side invertor.
1) For single-phase applications Single-phase applications can be single-phase power grid applications, traction applications and so on. Supposing there is only one secondary-side DC port in these three topologies, assuming the ratio of the device count of SMs outputting HF block voltage and LF sine voltage is ∂ (∂ ∈ R + ) in HCFB-SST and M 2 LC-SST. The circuit in Fig. 2a is taken as an example in the followings. For the extension circuit, differences are only the device count of HFTs and secondary-side power switches, thus results bellow can be easily extended to it. 2) Comparison of device count of HFTs The HCFB-SST and M 2 LC-SST both require one HFT whereas the CFB-SST requires N SM.LF -time more. The ratio of the device count of HFTs of HCFB-SST (or M 2 LC-SST) and that of CFB-SST are expressed as (1) . σ HFT with different N SM.LF is shown in Table 1 , the device count of HFTs is only 3.33% to 10% of HCFB-SST or M 2 LC-SST in comparison with CFB-SST for single-phase applications.
Comparison of device count of power switches For HCFB-SST, there are two kinds of power switches: one for CFB and the other one for the secondary-side FB. Their device counts and the sum are expressed as follows For M 2 LC-SST, there are also two kinds of power switches: one for M 2 LC and the other one for the secondary-side FB. Their device counts and the sum are as follows
For CFB-SST, there are three kinds of power switches: one for CFB, one for the primary-side FB and another one for the secondary-side FB. The device counts of the three kinds of power switches and their sum are expressed as (4) . Although, secondary-side windings of HFT can be parallel-connected to reduce the device count of power switches, this results in the invalidation of SM redundancy.
The ratios of the total device count of power switches of HCFB-SST corresponds to that of M 2 LC-SST and that of CFB-SST are calculated as (5) by using (2), (3), and (4). σ S with different ∂ is shown in Table 2 , the total device count of power switches of HCFB-SST is 50% of that of M 2 LC-SST and 44.4% to 66.7% of that of CFB-SST for single-phase applications. Although, the secondary-side FB may use parallel-connected power switches to increase the current capacity in the HCFB-SST and the M 2 LC-SST, these two topologies provide a possibility to significantly reduce the total device count of power switches by using relatively large rated-current power switches.
a) Comparison of current of power switches The current of power switch (including the inverseparalleled diode) is approximately calculated without considering the undesired flow-back power in the HF link and the harmonic currents in the bridge arm, and the device count of SMs is considered as continuous natural-number. Assuming the rated power of SST is S N , the grid-side RMS line voltage is U g , the modulation index is m, the rated voltage of SM is U SM , and the VOLUME 7, 2019 LVDC voltage is U s , and then, the rated RMS currents of one power switch in the HCFB-SST are expressed as follows
The rated RMS currents of one power switch in M 2 LC-SST are expressed as follows
The rated RMS currents of one power switch in CFB-SST are expressed as follows
Then (9) can be obtained through normalizing (6), (7), and (8) by
For a set of values for single-phase power-grid applications in China: U g = 5.77kV, U s = 0.75kV, U SM = 0.9kV, and m = 0.85, the value of normalized currents in (9) is shown in Table 3 . Current is the largest in the HCFB-SST and the minimum in the CFB-SST. The secondary-side FB current of HCFB-SST and that of M 2 LC-SST are same but much higher than that of CFB-SST. Combination (2), (3), (4), and Table 3 , the percentage of the total current capacities required in the three topologies are shown in Table 4 . The total currentcapacity requirement of HCFB-SST is slightly larger than that of M 2 LC-SST, because the HF-link current of HCFB-SST is a sine wave whereas that of M 2 LC-SST is approximately a block wave, but a sine wave is good for HFT.
1) FOR MULTI-PHASE APPLICATIONS
Power grid applications usually require multi-phase power conversion. A three-phase application is taken as an example in the followings, while the comparison results can be easily extended to other multi-phase applications. The type 2 circuit is adopted in the following comparison as an example. For the type 1 and the extension circuits, differences are only the device count of HFTs and that of the secondary-side power switches, therefore, results can be easily extended. The following analysis is based on a set of values for the three-phase power-grid applications in China: U g = 10kV, U s = 0.75kV, U SM = 0.9kV, and m = 0.85. Assuming there is only one secondary-side DC port in the three topologies.
a: COMPARISON OF THE DEVICE COUNT OF HFTs
By the analysis method in part a of section 3. A, σ HFT with different N SM.LF is shown in Table 5 . The device count of HFTs of HCFB-SST or M 2 LC-SST is only 1.11% to 3.33% of that of CFB-SST for three-phase applications.
b: COMPARISON OF DEVICE COUNT OF POWER SWITCHES
By the analysis method in part a of section 3. A, the ratios of the total device count of power switches of HCFB-SST corresponds to that of M 2 LC-SST and that of CFB-SST are shown in Table 6 . The device count of power switches is 57.1% to 66.7% of that of M 2 LC-SST and 44.4% to 66.7% of that of CFB-SST for three-phase applications. The device count of power switches is effectively reduced by HCFB-SST.
c: COMPARISON OF POWER SWITCH CURRENT
By the analysis method in the part a of section 3. A, the normalized current and the percentage of total current-capacity requirement are shown in Table 7 and 8. The total currentcapacity requirement for the three-phase HCFB-SST and that of the three-phase CFB-SST are same as that of the singlephase ones, respectively, whereas the total current-capacity requirement of the three-phase M 2 LC-SST is larger than that of the single-phase one.
IV. FEATURE HIGHLIGHTS
Features include cost saving, simple engineering, compact structure, and main drawback are discussed in this section.
A. COST SAVING
From the reduced device count of HFTs, HCFB-SST can achieve considerable cost savings. Fig. 5 presents the price of 12.45 kV line-frequency power transformers with different power capacities [1] to provide a reference of benefits from reducing the device count of HFTs considering that MV HFTs have not been widely and practically applied. Fig. 5 shows that using a large power-capacity line-frequency transformer can achieve a 39% to 86% cost savings compared with using several small ones. For high power-capacity HFTs, challenges are experienced in design and manufacture, but some designs and prototypes have already been developed by several research groups [19] . The unit-price comparison among different power-capacity HFTs are presented in [20] , which shows more than 45% cost savings can be obtained by using one 8 MVA/500 Hz transformer rather than eight 1 MVA/500 Hz ones. However, it is still difficult to calculate the exactly cost savings by using one high-power HFT rather than several low-power ones, however, approximately savings are considerable and will increase with the development of HFT manufacture. The increasement of the total current-capacity requirement does not mean the increasement of the overall costs, because the per-current price decreases with the increment of the current capacity of power switches. For MV applications, silicon-based insulated gate bipolar transistors (IGBTs) are widely used, therefore, the price of IGBTs with drivers are studied, as shown in Fig. 6 . For U g = 10kV, U s = 0.75kV, U SM = 0.9kV, and m = 0.85 applications, based on (2), (3), (4), Table 3 , 7, and Fig. 6 , the total power-switch costs comparisons are carried out with a at least 20% current margin of power switches under the T c of 108 • . Fig. 7a to 7d exhibit the normalized total power-switch costs of single-phase HCFB-SST based on the total powerswitch costs of single-phase M 2 LC-SST, the normalized total power-switch costs of single-phase HCFB-SST based on the total power-switch costs of single-phase CFB-SST, the normalized total power-switch costs of three-phase HCFB-SST based on the total power-switch costs of three-phase M 2 LC-SST, and the normalized total power-switch costs of three-phase HCFB-SST based on the total power-switch costs of three-phase CFB-SST, respectively. The minimum power capacity of SST is 0.5 MVA for single-phase applications and 1.5 MVA for three-phase applications, as shown in Fig. 7 , because the minimum current capacity of power switches is 150A for Infineon 1700V IGBT modules, as shown in Fig. 6 , thus a small power capacity leads to much more current capacity than needed. There are some large oscillations of the normalized total costs of power-switches, as shown in Fig. 7 , because the current capacity of power switches has reached the maximum value 600A in this study, since the power switches with a current capacity larger than 600 A is much expensive than these with power capacity under 600 A. Combination the results in Fig. 7a to 7d, ∂ = 1 has the widest power-capacity range for power-switch cost saving of HCFB-SST. For single-phase applications, HCFB-SST obtains a 50% to 70% cost savings within the range of power capacity from 0.5 MVA to 3.25 MVA compared with the M 2 LC-SST. Compared with the CFB-SST, HCFB-SST obtains a 25% to 75% cost savings of power switch within the range of power capacity from 0.5 MVA to 3.25 MVA. For three-phase applications, HCFB-SST obtains a 48% to 50% cost savings of power switch within the range of power capacity from 1.5 MVA to 9.75 MVA compared with the M 2 LC-SST. Compared with the CFB-SST, HCFB-SST obtains a 45% to 75% cost savings of power switch within the range of power capacity from 3 MVA to 9.75 MVA. From the analysis above, power capacity of 3.25 MVA and 9.75 MVA corresponding to single-and three-phases applications, respectively, are the threshold of cost savings of power switch.
From the analysis above, the HCFB-SST can achieve considerable cost saving of power switches compared with the M 2 LC-SST and CFB-SST in a common power range.
The ability of SM redundancy is one of the highlights of modular converters. The cost of SM redundancy differs in HCFB-SST, M 2 LC-SST, and CFB-SST. As for CFB-SST, one SM contains two FBs, one HFT, and one capacitor. As for HCFB-SST and M 2 LC-SST, one SM contains one FB and one capacitor. It is obviously that without the presence of HFT in SM, both the HCFB-SST and the M 2 LC-SST can achieve considerable cost saving of SM redundancy. Furthermore, as the grid-side input-power pulsation is same in these three topologies whereas the device count of SMs is not, the SM capacitance is largest in CFB-SST, therefore, compared with CFB-SST, the HCFB-SST and the M 2 LC-SST save another cost of SM redundancy from SM capacitor. Moreover, since there are four bridge arms per phase of single-phase M 2 LC-SST and two for multi-phase M 2 LC-SST whereas that of HCFB-SST is only one in the type 1 and type 2 circuits, considering the redundant SMs in one bridge arm cannot be applied to other bridge arms, M 2 LC-SST requires two-or four-time device counts of redundant SMs than that of the type 1 and type 2 HCFB-SST. Therefore, SM-redundancy cost saving of HCFB-SST comes from the elimination of HFT in SM, the smaller SM capacitance, and the fewer device counts of redundant SMs.
All above, the HCFB-SST obtains a considerable cost saving of power switches and SM redundancy compared with the M 2 LC-SST, and a considerable cost saving of power switches, HFTs, and SM redundancy compared with the CFB-SST. As these parts of the costs are the large parts of the overall costs, the HCFB-SST is less expensive than the M 2 LC-SST and CFB-SST.
B. SIMPLE ENGINEERING
As there are much fewer HF links in the HCFB-SST than CFB-SST, the HF-link parameter-difference problem of CFB-SST is eliminated in the HCFB-SST, which makes it simple for implementation. Besides, the HF-link power balancing control [21] is also omitted thus simplifies the control system. Furthermore, the device counts of HFTs and power switches are smallest in the HCFB-SST compared with the CFB-SST and M 2 LC-SST, which makes it easier to be assembled. In addition, the HCFB-SST is highly modulated since most of SMs belong to the primary-side CFB, thereby simple for construction and repairment.
The HCFB-SST adopts three-stage controls which is same as the M 2 LC-SST and CFB-SST: AC/DC control, DC/DC control, and DC/AC control. Despite that there are some differences in topologies, the basic controls are same, which provides the convenience for the software development for HCFB-SST. Although the AC/DC control and the DC/DC are both implemented in the primary-side CFB, the two controls work separately because the decoupling characteristics of power in different frequency.
C. COMPACT STRUCTURE
Since one housing of power switches usually available for different rated current, using large current-capacity power switches can increase the compatibility of SST.
Although the total power-capacity of HFTs is same in the HCFB-SST, M 2 LC-SST and CFB-SST, each HFT has same isolation requirements so that the total volume of HFTs in the CFB-SST is larger than that of HCFB-SST and that of M 2 LC-SST, due to the largest device count of HFTs.
D. MAIN DRAWBACK
Since the current stress is larger in the primary-side power switch of HCFB-SST than that of CFB-SST, and the HF-link power switch of CFB-SST can achieve ZVS, the main drawback of HCFB-SST is its power loss is higher than that of CFB-SST. Therefore, the semiconductor power loss analysis is presented in section V to provide a preliminary comparison of power loss between the HCFB-SST, M 2 LC-SST and CFB-SST.
V. PROPOSED HYBRID-FREQUENCY MODULATION
Several modulation methods can be used for hybrid-frequency applications as shown in Fig. 1 . PSC-PWM provides a high equivalent switching frequency by using lowfrequency phase-shifted carrier waves and ensures the mostbalanced average switching frequency of power switches. Generally, the frequency of a carrier wave in PSC-PWM is at least five times higher than the highest frequency of the modulation wave [22] , especially for which contains block voltage. This case results in an extremely high switching frequency when PSC-PWM is used to produce HF outputs. Nearest-level modulation (NLM) uses multi-level characteristic to reduce the harmonics, besides, it simplifies the voltage-balancing control by using a sorting algorithm. However, its output contains wide frequency-band harmonics [23] , therefore, some of them may have a frequency near the resonant point of the resonant tank in the HCFB-SST, which results in the large harmonic currents in the HF link. A hybrid-frequency NL-PWM for CFB is proposed in [24] and used for CFB-SST in [25] . The modulation method proposed in [24] reduces the average switching frequency compared with PSC-PWM and increases the frequency of lowest-order harmonics compared with NLM. Improvements of the modulation method in [24] are presented in [26] to extend the stable operating region. However, NL-PWM requires the monitoring of the bridge-arm current, which contains the HF component in the HCFB-SST, thereby imposing additional workloads on the secondary system. Similar to the NLM, the NL-PWM has a relatively large dispersion of the average switching frequency, which leads to a relatively large difference of SM thermal value in applications that contain HF outputs, wherein the average switching frequency is higher than those of traditional multilevel applications. To balance the average switching frequency of NL-PWM, a switch-function-rotation algorithm is proposed in [25] on the basis of SM voltages are balanced by the DABs. However, the algorithm in [25] is unavailable for the proposed topology because no DAB is available for the voltage balancing of SMs.
In this section, a hybrid-frequency modulation method is established with a much lower average switching frequency than PSC-PWM and a much higher equivalent switching frequency than NLM without the monitoring of bridge-arm current, besides, the proposed modulation method also ensures a well-balanced average switching frequency.
A. PRINCIPLE OF PROPOSED MODULATION METHOD
As shown in Fig. 8 , the SMs in one phase output between HF and LF voltages. Unipolar PSC-PWM is adopted in the proposed modulation to produce the LF sine voltage considering both the voltage balancing effect (discussed in section 4. B) and the equivalent switching frequency. In order to obtain a property function of the proposed modulation method, two points are discussed below.
B. TIME POINT OF STATE ROTATING
To balance the voltage of SMs, SMs rotate their outputs between HF and LF voltages, and this process is called the state rotating in this study. Improper state rotating increases the average switching frequency. The time point of state rotating is set at either the rising edge or the falling edge, or the both edges of the HF block voltage. The gate signal of one power switch is shown in Fig. 9 with one SM outputting HF block voltage and another SM outputting LF sine voltage. As shown in Fig. 9 , the state rotating occurs at the rising edge of the HF block voltage, thereby the gate signal only rotates at the edges of the HF block voltage and the PWM voltage, thus there is no additional switching.
C. NARROW PULSE AVOIDING
Narrow pulses shall be avoided since they damage power switches. Regular sampling can be used by PSC-PWM to avoid narrow pulses. For the proposed modulation method, narrow pulses are also produced by state rotating, as shown in Fig. 9 . A narrow pulse avoiding control is established to avoid narrow pulses, as shown in Fig. 10 . The input of this control is the Original Gate Signal, which is obtained from the modulation block. The output is the Processed Gate Signal, which is sent to the gate driver. The EdgeDetectoridentifies any edge of the Processed Gate Signaland produces a one-cycle high-level signal to the Mono-stable. Then, the Mono-stable outputs a high-level signal longer than the minimum pule width allowed by the power switch when a rising edge exists in its input. The Sampler examines the Original Gate Signal when EN is at a high level and holds its output at a low level. Thus, the Samplerholds its output longer than the minimum pule width to avoid narrow pulses when an edge exists in the Processed Gate Signal.
D. PROPOSED VOLTAGE-BALANCING METHOD
There are some challenges for the SM capacitor-voltage balancing of the proposed modulation method. Several voltagebalancing methods can be adopted for traditional CFBs: 1) balancing method based on the sorting algorithm for NLM [27] , 2) balancing method based on the feedback controller for PSC-PWM [28] , and 3) linearization balancing method for PSC-PWM [29] . For method 1, on the basis of the known of bridge arm's output voltage level, realtime output level acquisition of the proposed modulation method is difficult because it contains PSC-PWM waves; For methods 2 and 3, balancing control is implemented in every carrier-wave period of PSC-PWM, but because the output state of SM is rotating, in every carrier-wave period, SM corresponds to several carrier waves. Therefore, methods 2 and 3 are not available for the proposed modulation. A voltage-balancing method is established for the proposed modulation method to acquire a good balancing performance without harsh requirements. Considering the limited length of this paper, the following analysis is based on ∂ = 1, which is recommended in this paper according to the previous analysis.
E. CAPACITOR VOLTAGE-BALANCING ANALYSIS
The current injection of SM is as follows
Then, the capacitor charge transfer is as follows
The state rotating is set at edges of HF block voltage, thus, there is a degree of freedom in selecting whether at the rising or the falling edge. Equally dividing SMs in one phase into two parts, SMs in the first part rotates its output states at the rising edge of HF block voltage while SMs in the second part do that at the falling edge. SMs in the two parts rotate their output states in turns. Thus, the period that all the SMs have the same duration in outputting HF block voltage is
where ceil(x) returns the smallest integer no less than x. T c = T h when ∂ = 1. In one T c , all eleven cases of both-part SMs' outputs are shown in Fig. 11 . The LF modulation wave is no less than zero for cases a to f, whereas it FIGURE 11. SM's outputs in T h . is less than zero for cases g to k. For the part 1 SMs, the first T h /2 corresponds to the SPWM voltage and the second T h /2 corresponds to the HF block voltage. For the part 2 SMs, it is reversed. Assuming that the T h /2 charge transfer by the multiplication of HF current and HF block voltage is Q h and less than T h /2 is yQ h (0 <y < 1), and assuming that the T h /2 charge transfer by the multiplication of LF current and nonezero-level SM outputs is zQ h (z ∈ R) and less than T h /2 is zy Q h (0 <y < 1). Supposing the grid-side power and the HF-link power are in the same direction when z > 0, and they are in the opposite direction when z < 0. The HF link current is in sine wave so that the reactive power flow is much smaller than that of the quasi-rectangular wave current of DAB without resonant tank [30] , the phase difference of HF-link current and voltage is ignored. The SM charge transfers for every T h in each case are shown in Table 9 .
Equation (13) can be obtained when z < 0, which indicates a definite quantity relationship of charge transfer of SMs in part 1 and 2. Therefore, selecting the correct edge for the state rotating can balance the capacitor voltage.
Equation (14) can be obtained when z > 0. As shown in (14) , a definite quantity relationship of charge transfer of SMs in part 1 and 2 is observed when z > 2. Two situations exist when z > 0: 1) In the steady state, a reactive power is observed in the grid side or in the HF link. 2) In the dynamic state, the direction of power flow is reversed. In situation 1, the grid-side and HF-link reactive power of SST are much smaller than the active power. Thus, z < 0 in most percentage of times. However, the reactive power in no-load state may be comparable with the active power, therefore, it is recommended to absorb some reactive power from the grid side to ensure that z > 2 in most duration within the period of grid-side power pulsation rather than the addition of damping resistors in SMs. In situation 2, whenever the direction of HF-link power flow reverses, the direction of grid-side power flow will reverse in a short time by DC voltage control. A short-time z < 2 will not negatively affect the voltage balancing of SMs.
F
. VOLTAGE-BALANCING METHOD
On the basis of the above analysis, voltage balancing relies on the proper selecting of the transient edge for the state rotating. The time point of state rotating rotates between the rising and falling edges based on the transfer direction of the voltage band of SMs in one phase [29] to achieve a proper selection of the transient edge without any current sensor. A balancing-control method is proposed on the basis of the previous analysis, as shown in Fig. 12 . The capacitor voltages are monitored in real time and sampled at either every rising edge or every falling edge of HF block modulation switching function S h . Then the SMs in the same phase are sorted in descending order and divided into two parts. Either the 1st part or the 2dn part outputs the HF block voltage at the rising edge of S h depends on the value of FLAG. The voltage band of (i-1)th sampling and ith sampling are calculated and compared to determine the value of FLAG. Band(t) ≤band(t + T s ) indicates that the (i-1)th balancing control is effective or at least the voltage band did not become larger. Therefore, FLAG and the time point of state rotating remain constant. The ith balancing control is ineffective when band(t) >band(t + T s ). Therefore, FLAGchanges to render the next-period balancing control effective.
The proposed voltage-balancing method does not require current seniors and complex calculation and can be easily implanted in the field-programmable gate array (FPGA) to further reduce the real-time calculation burdens of digital signal processing (DSP). Considering that the balancing-control frequency is no larger than the frequency of HF block wave, the proposed modulation method reduces the average switching frequency especially for applications where f h is high. The difference of average switching frequency is small because the output state rotates among each SM. High dv/dt problem comes from the block-voltage outputs by the proposed modulation can be relieved by using quasi-square-wave modulation (QSWM) [31] .
VI. SEMICONDUCTOR LOSS ANALYSIS
Given that the main drawback of HCFB-SST is the relatively rough working condition of power switches, a preliminary rated-load power loss calculation of semiconductors of HCFB-SST is conducted as follows. Considering that ∂ = 1 has the wildest range of cost saving and the smallest current-capacity requirement, it is recommended in this study and investigated through the following analysis.
The bridge arm current of HCFB-SST has hybridfrequency components so that the method in [32] for calculating IGBT and diode currents is unavailable for HCFB-SST. Thus, in this work, the conduction-loss character of a diode is replaced by that of the IGBT to simplify the analysis. Usually, the replacement will lead to greater power-loss results. According to [32] , the conduction loss of the total power switches of in one phase is as follows
where i c is the collector current and I r denotes the RMS HF current in the bridge arm. The values of U CE0 and R t can be obtained from the datasheet of power switch.
On the basis of the proposed modulation method, switching loss consists of two parts: PSC-PWM and block-wavemodulation switching losses. The block-wave-modulation switching loss is mainly affected by the LF current since the HF current and voltage are nearly in phase. The PSC-PWM switching loss may be affected by LF and HF currents. When VOLUME 7, 2019 f h /f g and Nf s /f g are even, |i c | values corresponding to the xth switching of PSC-PWM in a half of T g and the next half of T g are expressed as follows
On the basis of (16), if i g ≥ |i r |, then the average |i c | of the xth switching in the two halves of T g is i g , indicating that the HF current in the bridge arm has no influence on the switching loss of PSC-PWM. When ∂ = 1, the zone in one T g , which satisfies i g ≥ |i r |, is calculated by MATLAB and accounts for 86% of T g . For the remaining 14% of T g , the average |i c | of the xth switching in the two halves of T g is |i r |, which does not exceed √ 2 I r . Therefore, the maximum average switching loss and reverse recovery loss of all IGBTs and diodes, respectively, in one phase are as follows
where k 1 , k 2 , k 3 , k 4 , and k 5 are obtained from the fitting curve of the IGBT switching character and the diode reverserecovery character and U R is the IGBT-module rated voltage.
As the HF link operates near its resonant frequency, the power switches at the secondary side can achieve quasi-soft switching. Therefore, power loss is mainly produced by conduction loss and it is expressed as
On the basis of this analysis, the loss comparison of power switches is performed as follows. For single-phase 5.77kVAC/0.75 kVDC/1 MVA, U SM = 0.9kV, m of approximately 0.85, f g = 50Hz, f s = 650Hz, and f h = 10kHz applications, Table 10 and Fig. 13 show the power switches for HCFB-SST, M 2 LC-SST, and CFB-SST and the power loss results. Semiconductor loss of CFB-SST is calculated by the method in [32] . As the M 2 LC-SST has a hybrid-frequency current in the primary-side bridge arm and a quasi-squarewave current in the HF link, the semiconductor loss of M 2 LC-SST is calculated on the basis of the previous analysis and the method in [32] . Table 10 shows that the semiconductor loss of HCFB-SST is 14.8% larger than that of CFB-SST and 23.5% lower than that of M 2 LC-SST. If the semiconductor loss of the LV-side DC/AC stage is considered, the semiconductor loss of HCFB-SST will be near that of CFB-SST. The semiconductor loss of M 2 LC-SST is largest in this study but can be reduced by adopting a resonant tank in the HF link. Fig. 13 illustrates that the primary-side switching loss accounts for most of the semiconductor loss of HCFB-SST. Thus, power loss can be reduced by using power switches with a low switching loss.
VII. SIMULATION STUDY
The simulation study is conducted on the basis of EMTDC/PSCAD, with 0.1 µs time steps. Fig. 3b presents the circuit configuration of the simulation model. The HV side of the SST is connected to a 10kV power grid, and the LV side of the SST is connected to three-phase resistance loads. Three-phase type 2 circuit is adopted because it has more circuit characteristics than type 1 circuit for the additional primary-side cycling current paths, besides, the extension circuit is a combination of type 1 and type 2 circuits. The single-phase topology is not investigated in the followings since the three-phase topology is essentially a combination of three single-phase topologies. Table 11 lists the simulation parameters.
The rated-load steady-state waveforms are shown in Fig. 14 . The three-phase voltages and currents of MVAC are in the same phase. The currents are three-phase balanced and their THD is less than 0.6%. The three-phase voltages and currents of LVAC are three-phase balanced and their THDs are less than 0.4%. As shown in Fig. 14 , the phase-A bridge-arm current contains line-frequency and HF components, and the RMS value of bridge-arm current is 61 A, which is lower than that of the theoretical value √ 2I CFB = 67.1A calculated by (6) , because the power produced by harmonics is ignored. The maximum voltage of phase-A resonant capacitor is approximately 9 kV (8 kV/50 Hz+1 kV/10 kHz), which is not difficult for the manufacture. The voltage of the neutral resonant capacitor is less than 2.5 kV. As shown in Fig. 14 , the HF-link secondary-side voltage lags behind the current under single phase-shift (SPS) control, therefore, the secondary-side power switches can achieve zero-voltage switching. The magnitude of the secondaryside winding current is approximately 1.9 kA, and the RMS value is 14.3 kA, which is lower than the theoretical value √ 2 I sFB = 1.48kA calculated by (6), because the power produced by the harmonics is ignored. The ripple of LVDC voltage is less than 0.5%, which shows a good power quality. Fig. 15 exhibits the dynamic-state waveforms. The LVAC load increases from 0 to 1 MW at 2.075 s and the HF-link secondary-side current and LVDC voltage reach steady state in 0.225 s, which shows the capability of HCFB-SST to handle extreme transients. Fig. 16 displays the simulation results of phase-A SM capacitor voltages. As shown in Fig. 16a , the capacitor voltages of 24 SMs are well balanced. Their maximum band is 46.8 V and average band is 19.7 V. The capacitor voltage spectrum is shown in Fig. 16b , the magnitude of double-line frequency harmonic voltage is 0.05 p.u. with total three-phase 39.6 mF capacitance, which is similar to that of M 2 LC-SST and that of CFB-SST, other low-frequency harmonics are small. As shown in Fig. 16c , the power reverses at 3.1 s, and the capacitor voltage reaches steady-state in 0.7 s, which shows a good balancing effect even under extreme transients. As shown in Fig. 16d and 16e , the corresponding primary-side DC voltage is 0.8 p.u. and 1.2 p.u., respectively, while the secondary-side DC voltage is still 1 p.u.. The capacitor voltages are well-balanced even the primary-side voltage and the secondary-side voltage do not satisfy the turn ratio, which creates reactive power in the HF link. As shown in Fig. 16f , the capacitor voltages in rated-load and no-load states are well balanced when the white noise of sensors has a standard deviation (σ ) from 0% to 2%. The proposed balancing method is proven to have a good anti-interference capability. [24] . One of these SMs has 0.01 p.u. more power loss than others in this study. In Fig. 17a , the band of average switching frequencies with the proposed modulation method is small of 38 Hz (0.71%). The average of 24 SMs' average switching frequency is approximately 5320 Hz, which satisfies the theoretical value of 5325 Hz ((650 Hz * 12+10000 Hz * 12)/24). In Fig. 17b , the band of the average switching frequencies with NL-PWM is 80Hz (1.47%), which is 1.1 times larger than that of the proposed modulation method. The average switching frequency is 5453Hz, which is 2.1% higher than that of the proposed modulation method. For the conventional PSC-PWM, its average switching frequency is the largest, which should be 50 kHz [22] to ensure a correct HF block output. The proposed modulation method achieves an 89% lower average switching frequency than that of the PSC-PWM.
The spectrum of bridge-arm voltage (without the line voltage) is shown in Fig. 18 . The bridge-arm voltage mainly contains 10 kHz and 15 kHz components corresponding to the HF block-wave and equivalent-PWM frequencies, respectively. Harmonics under 10 kHz are small thus avoids the resonantpoint harmonic-current injection of HF link.
From simulation results above, the proposed topology and modulation method are validated to be well functioned.
VIII. CONCLUSION
In this study, a novel modular SST family, namely, HCFB-SST, is presented on the basis of hybrid-frequency modulation. HCFB-SST copes with various voltage levels, power levels, line frequencies and count of phases. Its advantages over M 2 LC-SST and CFB-SST are as follows: Apart from the abovementioned advantages, the semiconductor power loss of HCFB-SST is 14.8% higher than that of CFB-SST in this study. Therefore, HCFB-SST is suitable for applications wherein the utilization rate of a power transformer is relatively low or the weight and volume of SST are the most important factors. A hybrid-frequency modulation method is proposed for HCFB-SST to reduce 89% (when f h = 10 kHz) average switching frequency compared with PSC-PWM and ensures a higher equivalent frequency of bridge-arm output than that of NLM. In addition, the proposed modulation method does not require the monitoring of bridge-arm current and ensures a well-balanced average switching frequency.
